



**FIG. 1**  
CONVENTIONAL ART




## FIG.2 CONVENTIONAL ART

Video Mode	N	Pin Name	Defn
	1	Dck (KA ट्रिगर)	(Fall-to-High Edge Triggered Latch)
	2	Video Data	
	3	Data Latch	
	4	Toggle at Dclk Rising	
	5	Odd Data Latch	
	6	FOUR TIMES Toggle SIGNAL INVERSION	
	7	Even Data Latch	
	8	FOUR TIMES Toggle SIGNAL INVERSION	
	9	Even Data Latch	
	10	FOUR TIMES Toggle SIGNAL INVERSION	
	11	Even Data {D-IC INPUT Video Signal}	
	12	Odd Data {D-IC INPUT Video Signal}	
	13	Odd Enable	
	14	SSP	
	15	FOUR TIMES Toggle SIGNAL INVERSION	
	16	Even Data {D-IC INPUT Video Signal}	
	17	Odd Data {D-IC INPUT Video Signal}	
	18	Data Enable	
	19	SSP	


WHEN THE NUMBER OF DCLK AT DE BLANKING INTERVAL IS EVEN NUMBER(n)




**FIG.3**  
CONVENTIONAL ART



**FIG.4**  
CONVENTIONAL ART



# FIG.5



1 2 3 4 5 6 7 8 9 10 11 12

FIG. 6







FIG. 7




# FIG.8



## FIG.9A




## FIG.9B




**FIG.10A**

VGA SETUP TIME



**FIG.10B**

VGA HOLD TIME



100222514 - 1220000

FIG.11A

XGA & VGA SETUP TIME




FIG.11B

XGA & VGA HOLD TIME

